Abstract. In this paper we describe and compare two methodologies for verifying the correctness of a speculative out-of-order execution system with interrupts. Both methods are deductive (we use PVS) and are based on re nement. The rst proof is by direct re nement to a sequential system; the second proof combines re nement with induction over the number of retirement bu er slots.
Introduction
Modern out-of-order super-scalar microprocessors use dynamic scheduling to increase the number of instructions executed per cycle. These processors maintain a xed-size window into the instruction stream, analyzing the instructions in the window to determine which can be executed out of order to improve performance. Branch prediction and register renaming are employed in order to keep the window full, while result-bu ering techniques maintain the in-order-execution model required by the architecture.
In this paper we discuss two re nement-based proofs of the correctness of such processors. Our model is based on the Tomasulo algorithm in 13, 4] and 6], with modi cations for in-order-retirement and speculative instruction prediction adapted from 5]. This paper is a continuation of the work on out-of-order execution presented in 4, 2] and 10]. We extend the methodology of these papers to deal with exceptions and speculative instruction execution, while also presenting a new, inductive, methodology. Both proofs have been veri ed using the PVS 9] theorem prover 1 .
In the rst proof, which we refer to as the direct proof, we use a top-down methodology to generate and prove the system invariants needed to prove that our speculative system re nes a sequential system. Starting with the nal invariant to be proved, this methodology allows the user to systematically generate and prove all other necessary invariants.
In the second proof we combine re nement and induction. Under the premise that the more similar two systems are the easier it should be to prove re nement between them, we use induction to generate two re nement proofs between ? Research supported in part by a grant from the German-Israel bi-national GIF foundation and a gift from Intel.
Re nement between systems
Re nement is the comparison of an abstract system S A = hV A ; A ; A i and a concrete system S C = hV C ; C ; C i where V is the set of system variables, de nes the initial conditions of the systems, and , the transition relation, denes how the system progresses from one state to another. The abstract system serves as a speci cation capturing all the acceptable correct computations of the concrete system. Correctness of the concrete system is established by proving that every computation of S C corresponds to some computation of S A .
The correspondence between the two systems is with respect to observation functions O A and O C . Intuitively, these are the features of the two systems which are considered signi cant for the comparison. For example, in instruction execution systems one would expect the register le to be included in the observation functions while internal data structures might not be. The intention of the superposition system S S is that it emulates the joint behavior of S C and S A in a way that allows any previously admissible step of S C and matches it with an S A -step. Thus, C^ A should not exclude any possible S C -step, but may select among the possible S A -steps one that matches the S Cstep. Intuitively, A is a modi cation of A taking as parameters V C and V 0 C in order to choose a A -successor matching the S C -step. We further require that the projection of an S S -computation onto V A is a legal computation of S A .
In any superposition system S S satisfying the above requirements the problem of showing that S C v S A is reduced to the problem of showing that O C = O A is an invariant of S S . However, to do so it may be useful, or necessary, to prove a stronger invariant, (V C ; V A ) of the superposition system.
We formalize this as re nement rule ref:
R1. 3 The Reference Model: System seq In this section we present system seq which is to serve as a reference model. System seq executes in a strictly sequential manner an input program which may contain branches and instructions generating interrupts. It accepts one parameter, R, the number of registers.
An uninterpreted function, prog, from PC RANGE to instructions de nes the program to be executed. Each instruction has an operation, a target and two source operands. In addition, a branch target eld stores the target address of branches. A program counter, pc, points to the next instruction in prog. A register le reg records the current values of each register.
At each step, system seq either delays, in which case no change is made in the system, or executes the instruction pointed to by pc. If the instruction execution generates an interrupt, the program counter is updated to point to the relevant interrupt handler address. In the case of branches, the branch is evaluated and the program counter updated to the branch target if the branch is taken. The do op and do branch functions are used to compute the value of the instruction (do branch returns \1" if a branch is to be taken, \0" otherwise). This value is stored in the target register (if any), and the program counter is updated to point to the next instruction. 4 The Out-Of-Order Design: System des In this section we brie y describe our algorithm for speculative out-of-order data-driven instruction execution with in-order-retirement. Our de nitions are based on the descriptions in 6, 4] and 5].
Instructions ow from the instruction queue to the retirement bu er, where they assume their places in the queue for retirement, and the dispatch bu er, where they await availability of their source operands and a free execution unit. Branch instructions are predicted at dispatch time and the program counter updated accordingly. Once both operands are available execution of the instruction can be initiated by the appropriate functional unit. As in system seq, the instruction value is calculated by the do op and do branch functions. During execution an internal interrupt can be generated, in which case a ag is set in the retirement bu er slot. Results are written back to the retirement and dispatch bu ers. Once an instruction reaches the head of the retirement queue it is checked for an internal interrupt or branch misprediction before being retired. If an interrupt was generated the program-counter is updated to the appropriate interrupt handler address and the dispatch and retirement bu ers are ushed. If no interrupt was generated the system checks branches for mispredictions. Mispredictions result in the program counter being updated to the instruction which should follow the branch, while dispatch and retirement bu ers are ushed. Instructions which generated neither interrupts nor incorrect predictions can be retired, updating the register le with the instruction result.
The data structures of system des are illustrated in Fig. 1 . The shaded elds are auxiliary variables which have been added to our model in order to simplify the proofs. Auxiliary variables are only updated and copied from one record to another and thus do not a ect the ow of control. The two proofs use di erent auxiliary variables, the uni ed set of which are shown in the diagrams for completeness. The numinst variable counts the number of instructions retired so far and is used in synchronizing the two sequential and speculative systems.
The functionality of system des can be divided into three subsystems: In practice these three subsystems operate concurrently. That is, in the same cycle all three can be invoked simultaneously. Any concurrent execution of the three subsystems is equivalent to a three-step sequential execution of the subsystems in which each subsystem is executed once. We therefore consider each of the three systems separately, ignoring the possible interaction between them.
A note on the retirement bu er The retirement bu er, RB, is the central data structure in the system. It stores instructions in dispatch order until their retirement, ensuring that retirement is in-order. The bu er contains a circular array rbe of retirement bu er entries. This array is treated as a queue, with the oldest entry being \popped" o during retirement, while dispatched instructions are \pushed" onto the end of the queue. The pointers head and tail point to the head of the queue and the next free slot, respectively.
The use of predicted values The inductive proof utilizes the auxiliary predicted value elds. Every value eld v in the system is paired with an auxiliary predicted value pv eld, while the interrupt eld int in the retirement bu er slots is matched with an interrupt predict eld, intpv.
When an instruction is dispatched its predicted values are calculated. The predicted value of arithmetic operations are calculated by applying the instruction operation to the predicted values of its operands.
The generation of interrupts and taking of branches are decided by the uninterpreted functions interrupt and do branch, respectively, whose parameters are available at dispatch time. The same functions and parameters are used to predict whether an interrupt will be taken (intpv) and the predicted value (pv) of a branch instruction. Both predictions are trivially correct.
Note: The predicted instruction value, stored in the pv eld of the retirement bu er should not be confused with the system's branch prediction stored in the brpv eld. The latter is calculated using a di erent function and is not guaranteed to be correct. 5 Our direct proof that des re nes seq
In this section we discuss our direct proof that system des re nes system seq. The bulk of this proof is the proving of invariants used to show that the observable functions of the two systems match. We rst discuss our`top-down' methodology and then explain how it was applied to this problem.
A two stage top-down approach to invariant generation
Deductive proofs typically include a number of inter-dependent invariants. The human prover, faced with the necessity of proving a fairly complex property may be uncertain how to begin. We de ne a simple two stage procedure which we believe provides a framework for proving such invariants in a systematic manner. We note that while only the second step of this procedure is`top-down' the dominance of this step leads us to call the whole procedure`top-down'.
1. Formulate, and prove, a set of simple invariants of the data structures and the model. These invariants can be chosen with little or no consideration of the invariant to be ultimately proved. Good candidate properties for this step are simple properties of data-structures or relationships between two data structures. Properties chosen in this step are typically su ciently simple that they are not dependent on any other properties. 2. Attempt to prove the nal correctness invariant using the invariants proved in step one. Should the proof reach a step from which one cannot progress, analyze the situation, de ne one or more properties which would allow the proof to progress and attempt to prove these properties.
The purpose of the rst step is threefold. Firstly, it is likely to expose simple errors in the model, should they exist. It is frequently the case that in writing up the model in the PVS description language an error was made, often a very simple one such as using an incorrect index for an array. Such errors may cause the proof of even simple invariants to fail, and the simpler the proof which fails the easier it is to locate the problem in the model. Secondly, the construction of incorrect properties re ects user misunderstanding. Discovering why such properties are incorrect helps the user comprehend the model more completely. Thirdly, even if these properties were not formulated with the nal invariant in mind, they will almost certainly be useful in its proof.
In the second step constant progress is made towards the conclusion of the proof. When the proof fails, and it is expected to, it is generally due to the necessity of proving another invariant rst. The second step thus incrementally reveals the \hidden" properties on which the desired invariant is dependent, generating a string of properties to be proved invariant. The recursive proving of invariants should conclude after a few iterations, allowing the model to be proved correct.
The balance between the two steps is variable. The greater the number of invariants proved in the rst step the less frequently the proofs of the second step will fail due to missing properties or simple errors in the model. However, there is no need to worry about too few, or \missing" invariants in the rst step. All invariants needed in the proof will be revealed in the second step and can be proved at this point. While invariants proved in the rst step will typically be useful, they are not strictly necessary.
The framework described is very exible, but, we believe, rm enough to provide structure and direction to the proof. Thus, the register les of the two systems always agree. When the retirement bu er is empty the program counters also agree. Otherwise, the program counter of the next instruction to be retired matches the program counter of seq.
Proving premises R1, R2 and R4 of the re nement rule is easy, the di cult part is in proving that O C = O A is an invariant of the system. To do this we must prove that both machines compute the same value for each instruction, and modify the program counter identically. Since both the value and the program counter are in uenced by taking an interrupt, we must also show that an instruction generates an interrupt in system des if and only if it does so in seq.
Invariants used in proving the re nement
In the rst stage we prove simple properties of the system, for example, lemmas relating to the structure of the retirement bu er (e.g. if tail and head point to the same slot then the retirement bu er is full if wrap is true, empty otherwise).
We consider now the second stage of the proof. We start by trying to prove that the value in the head retirement bu er slot is the value calculated by seq for the given instruction. This property is quickly formalized and divided into four properties. The rst states that the value in the head slot is the value that would be obtained by applying the do op or However, this invariant is insu cient: the values stored in elds of rbe must be matched to counterparts in seq to allow us to prove that the computed values are correct. This relationship is asserted by showing that the operation, register, target and branch target elds in the retirement bu er match those in the program used by both systems. We must also prove that the two systems use the same criteria to generate interrupts, and will thus generate interrupts at the same time. Lastly, it is necessary that the program counters in the two systems match, if not they will execute di erent instructions. Whereas in a purely sequential program the updating of the program counter is trivial, once branches are considered the relation between the instruction indices of two instructions that complete one after the next may vary and the correspondence between the program counters is more complicated.
Of these properties, the relationship between the retirement bu er and the program, and the matching interrupt generation are simple to prove while property 1 is the most di cult. We concentrate on the proof of this property.
Property 1 is, intuitively, stating two phenomena { rstly, that the result of the instruction is that obtained from the operands used, and secondly, that the values of these operands can now be found in the register le. This second property, operand correctness, depends primarily on operands with \retired" status having values matching those in the register le: where preceed(rb; rb 0 ; RB) is true i both retirement bu er slots are occupied and slot rb precedes slot rb 0 in the queue of slots waiting for retirement.
The need to prove that there is no preceding retirement bu er slot targeting the operand registers is crucial: should such a slot exist it would, on retiring, over-write the values in the register le, invalidating any correspondence between the retirement bu er slot operand elds and the register le.
Property 2 , in turn, depends on the value in operand elds matching the closest preceding slot targeting the operand register, when such a slot exists.
Property 3 asserts that while the operand status is write b (the operand value has been written back but the instruction has not yet been retired) such a slot does exist, and its value matches that in the operand elds. In order to prove that there is no slot targeting the registers matching retired operands, as required in 2 , it is necessary now to prove a parallel property: there is no slot targeting the operand register between the instruction slot and the slot pointed to by the operand elds.
In order to prove the invariance of 3 it is necessary to de ne an invariant, 4 , de ning similar properties for busy operands.
Proving the invariance of 2 , 3 , and 4 is the most di cult part of the direct proof. Intuitively, these properties assert the correctness of the relationship between instructions and their operands, that instructions always use the value calculated for the operand by the last preceding instruction writing to the operand register. These dependency relations are one of the di culties of out-oforder executions, and it is unsurprising that proving that they hold is the crux of our correctness proof.
We proved a total of 23 invariants in our proof, many of which were simple technical results, such as proving that if the head and tail pointers of the retirement bu er are equal then the bu er is either full or empty. We omit further details of these invariants.
An inductive proof of re nement
There is an enormous di erence between an out-of-order system in which many instructions progress simultaneously and a simple sequential system. Whereas in the direct approach we prove a correspondence between these diverse systems, the inductive approach is based on the premise that it will be easier to prove a number of smaller re nements between systems which are more similar. This approach requires more user e ort in de ning the multiple re nement relations, an investment which simpli es the invariants which need to be proved.
We have performed induction on the number of slots in the retirement bu er. In the base case, where there is only one slot, the out-of-order machine will operate sequentially as only one instruction can be in progress. The inductive step involves proving that machine des(b+1) with B+1 slots re nes one with B slots (denoted des(b)). The di erence between these two machines is intuitively far less than that between an out-of-order system and a sequential one.
The invariants needed to prove the re nement relations were proved using the top-down approach detailed previously. In fact, many of the properties needed were proved as part of the direct proof.
Auxiliary variables used: The predicted value elds in the dispatch and retirement bu ers are used, as are the oc and slot elds of the retirement bu er.
Base case: des(1) re nes seq(r)
We consider des(1), an implementation of des with only one retirement bu er slot. As was the case of the direct proof, we synchronize the two systems at retirement time by setting the delay variable exactly when the numinst variables of the two systems agree. Details of this straightforward proof are omitted.
The inductive step: des(b+1) re nes des(b)
We show that a system with B + 1 retirement bu er slots re nes one with B slots. We have chosen to synchronize at instruction dispatch time.
There are two di culties here: Firstly, des(b+1) can store B + 1 issued but incomplete instructions whereas des(b) cannot; secondly, even when the two systems contain the same number of occupied retirement bu er slots, their positions will be di erent since as soon as the head pointer wraps the head pointers of the two systems will di er. This technical problem complicates the proof which we therefore divided into two stages. We rst prove that des(b+1) re nes des f (b+1), a system with B+1 slots in which there is always at least one free slot. We then show that des f (b+1) re nes des(b). That is, the rst proof proves that a system functioning with one fewer slot re nes des(b), without considering mismatched slot positions, a problem delayed to the second proof.
des(b+1) re nes des f (b+1): We run the two systems in parallel, synchronizing at instruction issue. As long as there is at least one free slot in des(b+1), all the data structures in the two systems are identical. We consider the case of an instruction being issued into the last free retirement bu er slot of des(b+1).
We cannot issue the instruction in system des f (b+1) as this system will not allow all B + 1 slots to be occupied simultaneously. We free the slot at the head of the retirement bu er (that pointed to by head) and then issue the instruction. We consider rst the case of the head slot containing an executed instruction (the busy ag is false) which is not a mispredicted branch, nor generates an interrupt. This instruction is retired, after which system des f (b+1) issues the new instruction. The register les of the two systems are equal except that the value of the target register of the head slot is updated in des(b+1) with the value found in the head slot in des f (b+1).
However, it may be the case that no value is yet available in the head slot as the instruction has not yet been executed. In this case the instruction is stored in the dispatch bu er pointed to by the auxiliary slot eld of the retirement bu er entry. Any operands of the instructions depended on values of previous instructions, all of which have been retired, and so the instruction will have available operands and can be executed. After execution, the instruction can be retired and the new instruction issued.
The fact that des(b+1) does not have any value for the instruction makes matching the two systems more di cult. The new value in the register le (assuming that the retired instruction had a target register) of des f (b+1) is not found anywhere in the des(b+1) system. This problem has been overcome by using predicted values. The value which has been calculated and retired should be the same value that will be calculated and retired for the instruction at the head of RB. We formalize this by predicting the value of all instructions at dispatch time, and later prove that these predictions are correct. We can then assert that
The predicted value of the head retirement bu er slot in des(b+1) equals that found in the the r'th register of the register le of des f (b+1), where r is the target index stored in the head slot of des(b+1).
Similarly, dispatch bu er operand values which are now written back in system des f (b+1) match the predicted values for these operands in system des(b+1). The nal case is that of instructions which either generate interrupts or are mispredicted branches. We use predicted values to assert that when the slot at the head of the retirement bu er in des(b+1) is retired, an interrupt will be generated or a branch misprediction discovered.
Once system des(b+1) retires the head slot all data structures of the two systems will again match. Until this retirement occurs, des(b+1) cannot issue another instruction (it has no free slots) but can execute and write-back instructions stored in the dispatch bu er.
Values are predicted correctly In this subsection we sketch our proof that values are predicted correctly.
We would like to prove that value nally obtained for a eld matches its predicted value: The proof is inductive. The base case is the state before the start of execution. Since all dispatch and retirement slots are unoccupied property 1 holds trivially. Assume that 1 holds at the current state. The next state is obtained by either issuing, executing, or retiring an instruction. These three cases are considered separately.
Consider a data instruction issued into dispatch bu er s and retirement bu er slot tail. The busy ag of retirement bu er slot tail is set to true, and thus there is no constraint on its predicted values. Each of the two operands s i of s are looked up in the RTT. If the RTT entry for s i is not busy, the value in RF s i ] is copied to both the value and predicted value elds of the dispatch bu er. Else, the status, value and predicted value elds are copied from the retirement bu er slot pointed to by the RTT . If the status of the retirement bu er slot is not busy then, by the induction hypothesis, its value and predicted values agree. Otherwise, the operand status is set to busy and there is no requirement that its value and predicted values agree. Thus, in all cases, if the operand status is not busy, its value and predicted value will agree.
We next assume that instruction I is executed and written back. We consider rst a data instruction. Both of its operands are available and are not busy and thus, by the induction hypothesis, their value and predicted value elds agree. The value of the instruction is calculated by applying the instruction operation to the value of the operands. As the predicted value was obtained by applying the operation to the predicted value of the operands, the value and predicted values for the instruction will agree. Thus, when the instruction value is written back to any operand elds waiting for it, and to the instruction retirement slot, it will match the predicted value eld in these data structures.
Interrupt generation and the predicted values of branches are both decided by the same functions, with the same parameters, as were used to predict the interrupt or the instruction value when the instruction was dispatched. This prediction is trivially correct.
Lastly, we consider instruction retirement. The only value or predicted value elds modi ed are the value elds in the register le (which have no predicted values). It is easy to prove that 1 continues to hold.
This completes the inductive step. This proof, like all others, has been rigorously proved in the PVS theorem prover. u t
Completing the proof of re nement We would like to use the re nement rule of section 2. However, this rule requires that the abstract machine, progress one step with each step of the concrete machine, while we need the abstract system, des f (b+1), to progress up to three steps with each step of des(b+1).
To overcome this problem we follow Abadi and Lamport 1] in using auxiliary variables to introduce stuttering into the system. We add an auxiliary variable stutter to des(b+1) to derive system des s (b+1). Intuitively, stutter is the minimum number of idling steps that the system must take before taking a non-idling step. When an instruction is dispatched into the B + 1'st slot of des(b+1) stutter is set so as to force des(b+1) to idle while des f (b+1) performs all the necessary actions to retire the head slot before dispatching the new instruction. The transition relation is modi ed so as to idle, decrementing stutter, if it is non-zero.
The proof sketched above allows us to show that the stuttering system des s (b+1) re nes des f (b+1). To complete the proof that des(b+1) re nes des f (b+1) we must show that des(b+1) re nes des s (b+1).
Abadi and Lamport describe formally under which conditions a stuttering system re nes a non-stuttering one. Our system ful lls these requirements and so des(b+1) re nes des s (b+1) and therefore des(b+1) re nes des f (b+1). des f (b+1) re nes des(b): System des f (b+1) has one more slot than des(b), but as it can never ll all its slots simultaneously, the two systems function as if they have the same number (B) of slots. The di erence in the size of the bu er does, however, a ect the values of the head and tail pointers { after the retirement bu er has wrapped these values no longer agree in the two systems.
Similarly, any producer elds, whether in the dispatch bu er or register translation table, do not agree for the two systems, and while each retirement bu er entry in system des f (b+1) has a matching entry in des(b) its slot index di ers.
A mapping, map, is de ned from slot indices in des f (b+1) to those in des(b). The two systems are run in parallel, both issuing, executing and retiring instructions simultaneously. All data structures in the two systems are identical, modulo the map function.
Re nement is thus intuitively simple: A is A with the non-deterministic choices made as they were in system des f (b+1). As our observation functions we take the register les of the two systems. Since the register les do not mention retirement slot indices, these are identical at all stages.
Liveness properties
Our system is highly non-deterministic and each of the three sub-instructions (dispatch, execute or retire) can cause the system to idle instead of progressing. There is thus no guarantee that any instruction will ever complete.
However, he have proved that it is always possible for the system to progress. That is, there is always at least one instruction in the system which can either be dispatched, executed or retired.
Conclusion: Comparing the two proofs
In this paper we have shown that both the direct, top-down approach, and an inductive methodology are applicable to proving the correctness of our speculative instruction execution model. We note that we used the top-down approach in proving invariants in the inductive proof, too. The two approaches are not mutually exclusive, however using induction modi es the structure of the proof enormously. In this section we compare the two approaches.
We found that, perhaps counter-intuitively, the inductive proof was far more di cult to construct than the direct proof: it was far easier to prove re nement between a speculative and a sequential system than between two speculative systems where one has one more retirement bu er slot.
Most of the complexity of the inductive proof was in proving that des f (b+1) re nes des(b+1). The data structures in the two systems are`almost' the same, but we found it necessary to de ne precisely how they di er, in all circumstances. For example, the dispatch bu ers are the same unless des f (b+1) has retired one instruction more than des(b). In this case the dispatch bu er of des f (b+1) will be empty if the retired instruction generated a ush. Otherwise, the value of the retired instruction may be available in operand elds in des f (b+1) but not in the corresponding elds in des(b+1). All the cases sketched in subsection 6.2 had to be rigorously examined and formalized. The invariant of the superposition system details the di erences between each data structure of the two systems.
In contrast, in the direct proof the comparison between the abstract and concrete systems involves only the observables, and the internal data structures (dispatch bu er, etc) of the speculative machine are not matched with any in the sequential system. The speculative system is designed so that externally its speculative, out-of-order character is hidden and the register le presents an in-order view of instruction execution. Since we synchronize at retirement time we can compare the register les and not the internal data structures, utilizing the external`in-order' behavior of the speculative machine so that neither speculation nor out-of-order execution is overtly veri ed in the re nement proof. Instead, a number of extra invariants of the speculative system were needed to show that it, indeed, behaves`correctly' { that instruction values are calculated correctly and that the correct instructions are ushed when mispredictions occur. In particular, the instruction-operand relationship expressed by 2 , 3 and 4 is used for the purpose of showing that instruction values are correctly calculated. These invariants have trivial counterparts in the base case of the inductive proof, and no counterparts in the inductive step. When we are performing a comparison between two speculative systems these properties hold in both systems and need not be expressed explicitly.
Thus, the di erent structures of the two proofs resulted in di erent types of di culty. In the direct proof the emphasis was on proving single system invariants, in the inductive proof on proving properties of the superposition system. While proving system invariants can be tedious and time consuming, it required less user e ort than the complicated, if faster running, re nement analyses in the inductive proof. That single system invariants were easier to formulate than those of the superposition system is reasonable since the the relationship between two systems is potentially more complex than the complexity of each system individually. Since human e ort, rather than run-time, is the more limiting factor in deductive proofs of this type, we consider the slower, yet simpler, direct proof to be the more e cient and evaluate the top-down methodology as the one more appropriate for this problem.
Our conclusion is that more important than the similarity of the systems between which we prove re nement is the complexity of the two systems and the granularity of the comparison between them.
In the inductive proof both the abstract and concrete systems are of similar complexity; in the direct proof the abstract system is far simpler. The complexity of the abstract system contributes directly to the complexity of the re nement proof. Both the de nition of the re nement relation and its proof are dependent on the complexity of both systems. For example, in proving premise R1 of the re nement rule we generate for each concrete step a matching transition in the abstract system. In the direct proof the simplicity of seq makes this trivial, in the inductive proof it is more di cult.
The granularity of the comparison is crucial: When the comparison is ne grain it is reasonable that de ning it correctly, and then proving it invariant, will be a process requiring a similarly detailed understanding of the systems. When the comparison is coarser much of the complexity is shifted from properties of the superposition system to properties of the individual systems, which, we believe, tend to be simpler to formalize.
When using induction one compares two relatively similar systems. Intuitively, this suggests that a ne grain comparison will often be necessary, as it is only in a detailed examination of the systems that a meaningful comparison can be made. The similarity of the systems seems to be, in this case, detrimental rather than bene cent, implying both a complex abstract system and a ne grain comparison.
The balance between the complexity of the additional single system invariants needed in a direct proof and the complexity of the inductive comparison will, of course, di er from problem to problem. However, it is our contention that not only was the inductive methodology inappropriate for our re nement, but that the di culties we encountered will often occur when combining induction and re nement: Induction inherently suggests that the abstract system will be of complexity similar to that of the concrete system, with the di erences between them small and thus apparent only in a ne grain comparison.
